



## 82188 INTEGRATED BUS CONTROLLER FOR 8086, 8088, 80186, 80188 PROCESSORS

- Provides Flexibility in System Configurations
  - Supports 8087 Math Coprocessor in 8 MHz 80186 and 80188 Systems
  - Provides a Low-cost Interface for 8086, 8088 Systems to an 82586 LAN Coprocessor or 82730 Text Coprocessor
- Facilitates Interface to one or more Multimaster Busses
- Supports Multiprocessor, Local Bus Systems
- Allows use of 80186/80188 High-Integration Features
- 3-State, Command Output Drivers
- Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range
- Available in Plastic DIP or Cerdip Package

(See Packaging Outlines and Dimensions, Order #231369)

The 82188 Integrated Bus Controller (IBC) is a 28-pin HMOS III component for use with 80186, 80188, 8086 and 8088 systems. The IBC provides command and control timing signals plus a configurable RQ/GT  $\leftrightarrow$  HOLD-HLDA converter. The device may be used to interface an 8087 Math Coprocessor with an 80186 or 80188 Processor. Also, an 82586 Local Area Network (LAN) Coprocessor or 82730 Text Coprocessor may be interfaced to an 8086 or 8088 with the IBC.




Figure 1.  
82188 Pin Configuration




Figure 2.  
82188 Block Diagram

## PIN DESCRIPTIONS

Symbol	Pin No.	Type	Name and Function																																				
$\overline{S0}$ $\overline{S1}$ $\overline{S2}$	27 26 25	I	<p><b>Status Input Pins</b>  <math>\overline{S0}</math>–<math>\overline{S2}</math> correspond to the status pins of the CPU. The 82188 uses the status lines to detect and identify the processor bus cycles. The 82188 decodes <math>\overline{S0}</math>–<math>\overline{S2}</math> to generate the command and control signals. <math>\overline{S0}</math>–<math>\overline{S2}</math> are also used to insert 3 wait states into the SRO line during the first 256 80186 bus cycles after RESET. A HIGH input on all three lines indicates that no bus activity is taking place. The status input lines contain weak internal pull-up devices.</p> <table> <tr> <th><math>\overline{S2}</math></th><th><math>\overline{S1}</math></th><th><math>\overline{S0}</math></th><th>Bus Cycle Initiated</th></tr> <tr><td>0</td><td>0</td><td>0</td><td>interrupt acknowledge</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>read I/O</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>write I/O</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>halt</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>instruction fetch</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>read data from memory</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>write data to memory</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>passive (no bus cycle)</td></tr> </table>	$\overline{S2}$	$\overline{S1}$	$\overline{S0}$	Bus Cycle Initiated	0	0	0	interrupt acknowledge	0	0	1	read I/O	0	1	0	write I/O	0	1	1	halt	1	0	0	instruction fetch	1	0	1	read data from memory	1	1	0	write data to memory	1	1	1	passive (no bus cycle)
$\overline{S2}$	$\overline{S1}$	$\overline{S0}$	Bus Cycle Initiated																																				
0	0	0	interrupt acknowledge																																				
0	0	1	read I/O																																				
0	1	0	write I/O																																				
0	1	1	halt																																				
1	0	0	instruction fetch																																				
1	0	1	read data from memory																																				
1	1	0	write data to memory																																				
1	1	1	passive (no bus cycle)																																				
CLK	15	I	<p><b>CLOCK</b>            CLK is the clock signal generated by the CPU or clock generator device. CLK edges establish when signals are sampled and generated.</p>																																				
RESET	5	I	<p><b>RESET</b>            RESET is a level triggered signal that corresponds to the system reset signal. The signal initializes an internal bus cycle counter, thus enabling the 82188 to insert internally generated wait states into the SRO signal during system initialization. The 82188 mode is also determined during RESET. <math>\overline{RD}</math>, <math>\overline{WR}</math>, and <math>\overline{DEN}</math> are driven HIGH during RESET regardless of <math>\overline{AEN}</math>. RESET is active HIGH.</p>																																				
$\overline{AEN}$	19	I	<p><b>Address Enable</b>            This signal enables the system command lines when active. If <math>\overline{AEN}</math> is inactive (HIGH), <math>\overline{RD}</math>, <math>\overline{WR}</math>, and <math>\overline{DEN}</math> will be tri-stated and <math>\overline{ALE}</math> will be driven LOW (<math>\overline{DT}/\overline{R}</math> will not be effected). <math>\overline{AEN}</math> is an asynchronous signal and is active LOW.</p>																																				
$\overline{ALE}$	24	O	<p><b>Address Latch Enable</b>            This signal is used to strobe an address into address latches. <math>\overline{ALE}</math> is active HIGH and latch should occur on the HIGH to LOW transition. <math>\overline{ALE}</math> is intended for use with transparent D-type latches.</p>																																				
$\overline{DEN}$	21	O	<p><b>Data Enable</b>            This signal is used to enable data transceivers located on either the local or system data bus. The signal is active LOW. <math>\overline{DEN}</math> is tri-stated when <math>\overline{AEN}</math> is inactive.</p>																																				
$\overline{DT}/\overline{R}$	20	O	<p><b>Data TRANSMIT/RECEIVE</b>            This signal establishes the direction of data flow through the data transceivers. A HIGH on this line indicates TRANSMIT (write to I/O or memory) and a LOW indicates RECEIVE (Read from I/O or memory).</p>																																				

**PIN DESCRIPTIONS** (Continued)

Symbol	Pin No.	Type	Name and Function
$\overline{RD}$	23	O	<b>READ</b> This signal instructs an I/O or memory device to drive its data onto the data bus. The $\overline{RD}$ signal is similar to the $\overline{RD}$ signal of the 80186(80188) in Non-Queue-Status Mode. $\overline{RD}$ is active LOW and is tri-stated when $\overline{AEN}$ is inactive.
$\overline{WR}$	22	O	<b>WRITE</b> This signal instructs an I/O or memory device to record the data presented on the data bus. The $\overline{WR}$ signal is similar to the $\overline{WR}$ signal of the 80186(80188) in Non-Queue-Status Mode. $\overline{WR}$ is active LOW and is tri-stated when $\overline{AEN}$ is inactive.
HOLD	7	O	<b>HOLD</b> The HOLD signal is used to request bus control from the 80186 or 80188. The request can come from either the 8087 ( $\overline{RQ}/\overline{GTO}$ ) or from the third processor (SYSHOLD). The signal is active HIGH.
HLDA	6	I	<b>HOLD Acknowledge</b> 80186 MODE—This line serves to translate the HLDA output of the 80186(80188) to the appropriate signal of the device requesting the bus. HLDA going active (HIGH) indicates that the 80186 has relinquished the bus. If the requesting device is the 8087, HLDA will be translated into the grant pulse of the $\overline{RQ}/\overline{GTO}$ line. If the requesting device is the optional third processor, HLDA will be routed into the SYSHLDA line.  This pin also determines the mode in which the 82188 will operate. If this line is HIGH during the falling edge of RESET, the 82188 will enter the 8086 mode. If LOW, the 82188 will enter the 80186 mode. For 8086 mode, this pin should be strapped to $V_{CC}$ .
$\overline{RQ}/\overline{GTO}$	8	I/O	<b>Request/Grant 0</b> $\overline{RQ}/\overline{GTO}$ is connected to $\overline{RQ}/\overline{GTO}$ of the 8087 Numeric Coprocessor. When initiated by the 8087, $\overline{RQ}/\overline{GTO}$ will be translated to HOLD-HLDA to acquire the bus from the 80186(80188). This line is bidirectional, and is active LOW. $\overline{RQ}/\overline{GTO}$ has a weak internal pull-up device to prevent erroneous request/grant signals.
$\overline{RQ}/\overline{GT1}$	11	I/O	<b>Request/Grant 1</b> 80186 Mode—In 80186 Mode, $\overline{RQ}/\overline{GT1}$ allows a third processor to take control of the local bus when the 8087 has bus control. For a HOLD-HLDA type third processor, the 82188's $\overline{RQ}/\overline{GT1}$ line should be connected to the $\overline{RQ}/\overline{GT1}$ line of the 8087.  8086 MODE—In 8086 Mode, $\overline{RQ}/\overline{GT1}$ is connected to either $\overline{RQ}/\overline{GTO}$ or $\overline{RQ}/\overline{GT1}$ of the 8086. $\overline{RQ}/\overline{GT1}$ will start its request/grant sequence when the SYSHOLD line goes active. In 8086 Mode, $\overline{RQ}/\overline{GT1}$ is used to gain bus control from the 8086 or 8088.  $\overline{RQ}/\overline{GT1}$ is a bidirectional line and is active LOW. This line has a weak internal pull-up device to prevent erroneous request/grant signals.

**PIN DESCRIPTIONS** (Continued)

Symbol	Pin No.	Type	Name and Function
SYSHOLD	9	I	<p><b>System Hold</b> 80186 MODE—SYSHOLD serves as a hold input for an optional third processor in an 80186(80188)-8087 system. If the 80186(80188) has bus control, SYSHOLD will be routed to HOLD to gain control of the bus. If the 8087 has bus control, SYSHOLD will be translated to <math>\overline{RQ}/GT1</math> to gain control of the bus.</p> <p>8086 MODE—SYSHOLD serves as a hold input for a coprocessor in an 8086 or 8088 system. SYSHOLD is translated to <math>\overline{RQ}/GT1</math> of the 82188 to allow the coprocessor to take control of the bus.</p> <p>SYSHOLD may be an asynchronous signal.</p>
SYSHLDA	10	O	<p><b>System Hold Acknowledge</b> SYSHLDA serves as a hold acknowledge line to the processor or coprocessor connected to it. The device connected to the SYSHOLD-SYSHLDA lines is allowed the bus when SYSHLDA goes active (HIGH).</p>
SRDY	17	I	<p><b>Synchronous Ready</b> The SRDY input serves the same function as SRDY of the 80186(80188). The 82188 combines SRDY with ARDY to form a synchronized ready output signal (SRO). SRDY must be synchronized external to the 82188 and is active HIGH. If tied to <math>V_{CC}</math>, SRO will remain active (HIGH) after the first 256 80186 cycles following RESET. If only ARDY is to be used, SRDY should be tied LOW.</p>
ARDY	18	I	<p><b>Asynchronous Ready</b> The ARDY input serves the same function as ARDY of the 80186(80188). ARDY may be an asynchronous input, and is active HIGH. Only the rising edge of ARDY is synchronized by the 82188. The falling edge must be synchronized external to the 82188. If connected to <math>V_{CC}</math>, SRO will remain active (HIGH) after the first 256 80186 bus cycles following RESET. If only SRDY is to be used, ARDY should be connected LOW.</p>
SRO	16	O	<p><b>Synchronous READY Output</b> SRO provides a synchronized READY signal which may be interfaced directly with the SRDY of the 80186(80188) and READY of the 8087. The SRO signal is an accumulation of the synchronized ARDY signal, the SRDY signal, and the internally generated wait state signal.</p>
QS0I QS1I	1 2	I	<p><b>Queue-Status Inputs</b> QS0I, QS1I are connected to the Queue-Status lines of the 80186(80188) to allow synchronization of the queue-status signals to 8087 timing requirements.</p>
QS0O QS1O	3 4	O	<p><b>Queue-Status Outputs</b> QS0O, QS1O are connected to the queue-status pins of the 8087. The signals produced meet 8087 Queue-Status input requirements.</p>

**PIN DESCRIPTIONS** (Continued)

Symbol	Pin No.	Type	Name and Function
$\overline{\text{CSIN}}$	13	I	<b>Chip-Select Input</b> CSIN is connected to one of the chip-select lines of the 80186(80188). CSIN informs the 82188 that a bank select is taking place. The 82188 routes this signal to the chip-select output (CSOUT). CSIN is active LOW. This line is not used when memory and I/O device addresses are decoded external to the 80186(80188).
CSOUT	12	O	<b>Chip-Select Output</b> This signal is used as a chip-select line for a bank of memory devices. It is active when $\overline{\text{CSIN}}$ is active or when the 8087 has bus control. CSOUT is active LOW.

**FUNCTIONAL DESCRIPTION****BUS CONTROLLER**

The 82188 Integrated Bus Controller (IBC) generates system control and command signals. The signals generated are determined by the Status Decoding Logic. The bus controller logic interprets status lines  $\overline{\text{S0}}-\overline{\text{S2}}$  to determine what type of bus cycle is taking place. The appropriate signals are then generated by the Command and Control Signal Generators.

The Address Enable ( $\overline{\text{AEN}}$ ) line allows the command and control signals to be disabled. When  $\overline{\text{AEN}}$  is inactive (HIGH), the command signals and  $\overline{\text{DEN}}$  will be tri-stated, and  $\overline{\text{ALE}}$  will be held low ( $\text{DT}/\overline{\text{R}}$  will be unaffected).  $\overline{\text{AEN}}$  inactive will allow other systems to take control of the bus. Control and command signals respond to a change in the  $\overline{\text{AEN}}$  signal within 40 ns.

The command signals consist of  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$ . The 82188's  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  signals are similar to  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  of the 80186(80188) in the non-Queue-Status Mode. These command signals do not differentiate between memory and I/O devices.  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  can be conditioned by  $\overline{\text{S2}}$  of the 80186(80188) to obtain separate signals for I/O and memory devices.  $\overline{\text{RD}}$  is asserted during  $\overline{\text{INTA}}$  cycles, unlike  $\overline{\text{RD}}$  on the 80186(80188).

The control commands consist of Data Enable ( $\overline{\text{DEN}}$ ), Data Transmit/Receive ( $\text{DT}/\overline{\text{R}}$ ), and Address Latch Enable ( $\overline{\text{ALE}}$ ). The control commands are similar to those generated by the 80186(80188).  $\overline{\text{DEN}}$  determines when the external bus should be enabled onto the local bus.  $\text{DT}/\overline{\text{R}}$  determines the direction of the data transfer, and  $\overline{\text{ALE}}$  determines when the address should be strobed into the latches (used for demultiplexing the address bus).  $\text{DT}/\overline{\text{R}}$  does not go to an inactive (high) state at the end of bus cycles, unlike  $\text{DT}/\overline{\text{R}}$  on the 80186(80188).

**MODE SELECT**

The 82188 Integrated Bus Controller (IBC) is configurable. The device has two modes: 80186 Mode and 8086 Mode. Selecting the mode of the device configures the Bus Arbitration Logic (see BUS ARBITRATION section for details). In 80186 Mode, the 82188 IBC may be used as a bus controller/interface device for an 80186(80188), 8087, and optional third processor system. In 8086 Mode, the 82188 IBC may be used as an interface device allowing a maximum mode 8086(8088) to interface with a co-processor that uses a HOLD-HLDA bus exchange protocol.

The mode of the 82188 is determined during RESET. If the HLDA line is LOW at the falling edge of RESET (as in the case when tied to the HLDA line of the 80186 or 80188), the 82188 will enter into 80186 Mode. If the HLDA line is HIGH at the falling edge of RESET, the 82188 will enter 8086 Mode. In 8086 Mode, only the Bus Arbitration Logic is used. The eight pins used in 8086 Mode are: SYSHOLD, SYSHLDA, HLDA, CLK, RESET,  $\overline{\text{RQ}}/\overline{\text{GT1}}$ ,  $\text{V}_{\text{CC}}$ , and  $\text{V}_{\text{SS}}$ . The other pins may be left unconnected.

**BUS ARBITRATION**

The Bus Exchange Logic interfaces up to three sets of bus exchange signals:

- HOLD-HLDA
- SYSHOLD-SYSHLDA
- $\overline{\text{RQ}}/\overline{\text{GT0}}$  ( $\overline{\text{RQ}}/\overline{\text{GT1}}$ )

This logic executes translating, routing, and arbitrating functions. The logic translates HOLD-HLDA signals to  $\overline{\text{RQ}}/\overline{\text{GT}}$  signals and  $\overline{\text{RQ}}/\overline{\text{GT}}$  signals to HOLD-HLDA signals. The logic also determines which set of bus exchange signals are to be interfaced. The mode of the 82188 and the priority of the devices requesting the bus determine the routing of the bus exchange signals.

80186 MODE

In 80186 Mode, a system may have three potential bus masters: the 80186 or 80188 CPU, the 8087 Numerics Coprocessor, and a third processor (such as the 82586 LAN or 82730 Text Coprocessor). The third processor may have either a HOLD-HLDA or  $\overline{RQ}/\overline{GT}$  bus exchange protocol. The possible bus exchange signal connections and paths for 80186 Mode are shown in Figures 3 & 4 and Tables 1 & 2, respectively. If no HOLD-HLDA type third processor is used, SYSHOLD should be tied LOW to prevent an erroneous SYSHOLD signal. In 80186 mode, the bus priorities are:

Highest Priority ..... Third Processor  
Second Highest Priority ..... 8087  
Default Priority ..... 80186


— THREE-PROCESSOR SYSTEM OPERATION  
(HOLD-HLDA TYPE THIRD PROCESSOR)

In the configuration shown in Figure 3, the third processor requests the bus by sending SYSHOLD HIGH. The 82188 will route (and translate if necessary) the request to the current bus master. This includes routing the request to HOLD if the 80186(80188) is the current bus master or routing and translating the request to  $\overline{RQ}/\overline{GT}1$  if the 8087 is in control of the bus. The third processor's request is not passed through the 8087 if the 80186 is the bus master (see Table 1).

The 8087 requests the bus using  $\overline{RQ}/\overline{GT}0$ . The request pulse from the 8087 will be translated and routed to HOLD if the 80186 is the bus master. If the third processor has control of the bus, the grant pulse to the 8087 will be delayed until the third processor relinquishes the bus (sending SYSHOLD LOW). In this case, HOLD will remain HIGH during the third processor-to-8087 bus control transfer. The 80186 will not be granted the bus until both coprocessors have released it.

Table 1. Bus Exchange Paths (80186 Mode) (HOLD-HLDA Type 3rd Proc)

Requesting Device	Current Bus Master		
	80186	8087	3rd Proc
80186	n/a	n/a	n/a
8087	$\overline{RQ}/\overline{GT}0 \longleftrightarrow \begin{matrix} \text{HOLD} \\ \text{HLDA} \end{matrix}$	n/a	n/a
3rd Proc	$\begin{matrix} \text{SYSHOLD} \\ \text{SYSHLDA} \end{matrix} \longleftrightarrow \begin{matrix} \text{HOLD} \\ \text{HLDA} \end{matrix}$	$\begin{matrix} \text{SYSHOLD} \\ \text{SYSHLDA} \end{matrix} \longleftrightarrow \overline{RQ}/\overline{GT}1$	n/a



231051-3

Figure 3.  
Bus Exchange Signal Connections (80186 Mode) for a Three Local Processor System  
(HOLD-HLDA Type 3rd Proc)

Table 2. Bus Exchange Paths (80186 Mode) ( $\overline{RQ}/\overline{GT}$  Type 3rd Proc)

Requesting Device	Current Bus Master		
	80186	8087	3rd Proc
80186	n/a	n/a	n/a
8087	$\overline{RQ}/\overline{GT}0 \leftrightarrow$ HOLD HLDA	n/a	n/a
3rd Proc	$\overline{RQ}/\overline{GT}1 \leftrightarrow \overline{RQ}/\overline{GT}0 \leftrightarrow$ HOLD HLDA	$\overline{RQ}/\overline{GT}1$	n/a




Figure 4.

**Bus Exchange Signal Connections (80186 Mode) for a Three Local Processor System  
( $\overline{RQ}/\overline{GT}$  Type 3rd Proc)**

When the bus is requested from the 80186(80188), a bus priority decision is made. This decision is made when the HLDA line goes active. Upon receipt of the HLDA signal, the highest-priority requesting device will be acknowledged the bus. For example, if the 8087 initially requested the bus, the bus will be granted to the third processor if SYSHOLD became active before HLDA was received by the 82188. In this case, the grant pulse to the 8087 will be delayed until the third processor relinquishes the bus.

— **THREE-PROCESSOR SYSTEM OPERATION  
( $\overline{RQ}/\overline{GT}$  TYPE THIRD PROCESSOR)**

In the configuration shown in Figure 4, the third processor requests the bus by initiating a request/grant sequence with the 8087's  $\overline{RQ}/\overline{GT}1$  line. The 8087 will grant the bus if it is the current bus master or will pass the request on if the 80186 is the current bus master (see Table 2). In this configuration, the 82188's Bus Arbitration Logic translates  $\overline{RQ}/\overline{GT}0$  to HOLD-HLDA. The 8087 provides the bus arbitration in this configuration.

**8086 MODE**

The 8086 Mode allows an 8086, 8088 system to contain both  $\overline{RQ}/\overline{GT}$  and HOLD-HLDA type coprocessors simultaneously. In 8086 Mode, two possible bus masters may be interfaced by the 82188; an 8086 or 8088 CPU and a coprocessor which uses a HOLD-HLDA bus exchange protocol (typically an 82586 LAN Coprocessor or an 82730 Text Coprocessor). The bus exchange signal connections for 8086 Mode are shown in Figure 5. Bus arbitration signals used in the 8086 Mode are:

- $\overline{RQ}/\overline{GT}1$
- SYSHOLD
- SYSHLDA

In 8086 Mode, no arbitration is necessary since only two devices are interfaced. The coprocessor has bus priority over the 8086(8088). SYSHOLD-SYSHLDA are routed and translated directly to  $\overline{RQ}/\overline{GT}1$ .  $\overline{RQ}/\overline{GT}1$  of the 82188 may be tied to either  $\overline{RQ}/\overline{GT}0$  or  $\overline{RQ}/\overline{GT}1$  of the 8086(8088).




Figure 5. Bus Exchange Signal Connections (8086 Mode)

## QUEUE-STATUS DELAY

The Queue-Status Delay logic is used to delay the queue-status signals from the 80186(80188) to meet 8087 queue-status timing requirements. QS01, QS11 correspond to the queue-status lines of the 80186(80188). The 82188 delays these signals by one clock phase. The delayed signals are interfaced to the 8087 queue-status lines by QS00, QS10.

## CHIP-SELECT

The Chip-Select Logic allows the utilization of the chip select circuitry of the 80186(80188). Normally, this circuitry could not be used in an 80186(80188)-8087 system since the 8087 contains no chip select circuitry. The Chip-Select Logic contains two external connections: Chip-Select Input ( $\overline{CSIN}$ ) and Chip-Select Output ( $\overline{CSOUT}$ ).  $\overline{CSOUT}$  is active when either  $\overline{CSIN}$  is active or when the 8087 has control of the bus.

By using  $\overline{CSOUT}$  to select memory containing data structures, no external decoding is necessary. The 80186 may gain access to this memory bank through the  $\overline{CSIN}$  line while the 8087 will automatically obtain access when it becomes the bus master. Note that this configuration limits the amount of memory accessible by the 8087 to the physical memory bank selected by  $\overline{CSOUT}$ . Systems where the 8087 must access the full 1 Megabyte address space must use an external decoding scheme.

## READY

The Ready logic allows two types of Ready signals: a Synchronous Ready Signal (SRDY) and an Asynchronous Ready Signal (ARDY). These signals are similar to SRDY and ARDY of the 80186. Wait states will be inserted when both SRDY and ARDY are LOW. Inserting wait states allows slower memory and I/O devices to be interfaced to the 80186(80188)-8087 system.

ARDY's LOW-to-HIGH transition is synchronized to the CPU clock by the 82188. The 82188 samples ARDY at the beginning of T2, T3 and Tw until sampled HIGH. Note that ARDY of the 82188 is sampled one phase earlier than ARDY of the 80186. ARDY's falling edge must be synchronous to the CPU clock. ARDY allows an easy interface with devices that emit an asynchronous ready signal.

The SRDY signal allows direct interface to devices that emit a synchronized ready signal. SRDY must be synchronized to the CPU clock for both of its transitions. SRDY is sampled in the middle of T2, T3 and in the middle of each Tw. An 82188-80186(80188)'s SRDY setup time is 30 ns longer than the 80186(80188)'s SRDY setup time. SRDY eliminates the half-clock cycle penalty necessary for ARDY to be internally synchronized.

The synchronized ready output (SRO) is the accumulation of SRDY, ARDY, and the internal wait-state



generator. SRDY should be connected to SRDY of the 80186(80188) (with 80186(80188)'s ARDY tied LOW), and READY of the 8087.

SRDY	ARDY	SRO
0	0	0
1	X	1
X	1	1

The internal wait state generator allows for synchronization between the 80186(80188) and 8087 in 80186 mode. Upon RESET, the 82188 automatically inserts 3 wait-states per 80186(80188) bus cycle, overlapped with any externally produced wait-states created by ARDY and SRDY.

Since the 8087 has no provision for internal wait-state generation, only externally created wait states will be effective. The 82188, upon RESET, will inject 3 wait states for each of the first 256 80186(80188) bus cycles onto the SRO line. This will allow the 8087 to match the 80186(80188)'s timing.

The internally-generated wait states are overlapped with those produced by the SRDY and ARDY lines. Overlapping the injected wait states insures a minimum of three wait states for the first 256 80186(80188) bus cycles after RESET. Systems with a greater number of wait states will not be affected. Internal wait state generation by the 82188 will stop on the 256th 80186(80188) bus cycle after RESET. To maintain synchronization between the 80186(80188) and 8087, the following conditions are necessary:

- The 80186(80188)'s control block must be mapped in I/O space before it is written to or read from.

- All memory chip-select lines must be set to 0 WAIT STATES, EXTERNAL READY ALSO USED within the first 256 80186(80188) bus cycles after RESET.

An equivalent READY logic diagram is shown in Figure 6.

## SYSTEM CONSIDERATIONS

In any 82188 configuration, clock compatibility must be considered. Depending on the device, a 50% or a 33% duty-cycle clock is needed. For example, the 80186 and 80188 (as well as the 82188, 82586, and 82730) requires a 50% duty-cycle clock. The 8086, 8088 and their 'kit' devices' (8087, 8089, 82C88, and 8289) clock requirements, on the other hand, require a 33% duty-cycle clock signal. The system designer must make sure clock requirements of all the devices in the system are met.

Figure 7 demonstrates the usage of the 82188 in 80186 Mode where it is used to interface an 8087 into an 80186 system. In this case, the clock requirements of the 8087 are met by specifying the 10 MHz (8087-1) device, but clocking the system at a maximum rate of 8 MHz.

Status bit six (S6) from the main processor (8086, 8088, 80186, or 80188) is used by the 8087 to track the instruction flow. S6 is multiplexed with address bit 19 (A19). If the third processor generates only 16 bits of address, S6 is not generated. A19/S6 must be driven high by external circuitry during the status portion of bus cycles controlled by the third processor.




Figure 6. Equivalent 82188 READY Circuit




Figure 7.  
80186/8087-1 System Using the 82188 in 80186 Mode  
24-821

# ABSOLUTE MAXIMUM RATINGS \*

Temperature Under Bias ..... 0°C to 70°C  
Storage Temperature ..... - 65°C to 150°C  
Case Temperature ..... 0°C to + 85°C  
Voltage on any Pin with  
Respect to GND ..... - 1.0V to 7.0V  
Power Dissipation ..... 0.7 Watts

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

# DC CHARACTERISTICS

(V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = 0°C to 70°C, T<sub>CASE</sub> = 0°C to + 85°C)

Symbol	Parameter	Min	Max	Units	Test Cond.
V <sub>IL</sub>	Input Low Voltage	- 0.5	+ 0.8	volts	
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	volts	
V <sub>OL</sub>	Output Low Voltage		0.45	volts	I <sub>OL</sub> = 2 mA
V <sub>OH</sub>	Output High Voltage	2.4		volts	I <sub>OH</sub> = - 400 μA
I <sub>CC</sub>	Power Supply Current		100	mA	T <sub>A</sub> = 25°C
I <sub>LI</sub>	Input Leakage Current		± 10	μA	0V < V <sub>IN</sub> < V <sub>CC</sub>
I <sub>LO</sub>	Output Leakage Current		± 10	μA	0.45 < V <sub>OUT</sub> < V <sub>CC</sub>
V <sub>CLI</sub>	CLK Input Low Voltage	- 0.5	+ 0.6	volts	
V <sub>CHI</sub>	CLK Input High Voltage	3.9	V <sub>CC</sub> + 1.0	volts	
C <sub>IN</sub>	Input Capacitance		10	pF	
C <sub>IO</sub>	I/O Capacitance		20	pF	

# AC CHARACTERISTICS

(V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = 0°C to 70°C, T<sub>CASE</sub> = 0°C to + 85°C)

# TIMING REQUIREMENTS

Symbol	Parameter	Min	Max	Units	Notes
TCLCL	Clock Period	125	500	ns	
TCLCH	Clock LOW Time	½TCLCL-7.5		ns	
TCHCL	Clock HIGH Time	½TCLCL-7.5		ns	
TARYHCL	ARDY Active Setup Time	20		ns	
TCHARYL	ARDY Hold Time	15		ns	8
TARYLCH	ARDY Inactive Setup Time	35		ns	
TSRYHCL	SRDY Input Setup Time	65,50		ns	1
TSVCH	STATUS Active Setup Time	55		ns	
TSXCL	STATUS Inactive Setup Time	50		ns	
TQIVCL	QS0I, QS1I Setup Time	15		ns	
THAVGV	HLDA Setup Time	50		ns	
TSHVCL	SYSHOLD Asynchronous Setup Time	25		ns	
TGVCH	RQ/GT Input Setup Time	0		ns	6

## TIMING RESPONSES


Symbol	Parameter	Min	Max	Units	Notes
TSVLH	STATUS Valid to ALE Delay		30	ns	4
TCHLL	ALE Inactive Delay		30	ns	
TCLML	$\overline{RD}$ , $\overline{WR}$ Active Delay	10	70	ns	
TCLMH	$\overline{RD}$ , $\overline{WR}$ Inactive Delay	10	55	ns	
TSVDTV	STATUS to DT/ $\overline{R}$ Delay		30	ns	3
TCLDTV	DT/ $\overline{R}$ Active Delay		55	ns	3
TCHDNV	$\overline{DEN}$ Active Delay	10	55	ns	
TCHDNX	$\overline{DEN}$ Inactive Delay	10	55	ns	
TCLQOV	QS00, QS10 Delay	5	50	ns	
TCHHV	HOLD Delay		50	ns	2,6
TCLSAV	SYSHLDA Delay		50	ns	6
TCLGV	$\overline{RQ}/\overline{GT}$ Output Delay		40	ns	6
TGVHV	$\overline{RQ}/\overline{GT}$ 0 To HOLD Delay		50	ns	2,6
TCLLH	ALE Active Delay		30	ns	4
TAELCV	Command Enable Delay		40	ns	
TAHCX	Command Disable Delay		40	ns	
TCHRO	SRO Output Delay	5	30	ns	5,6
TSRYHRO	SRDY To SRO Delay		30	ns	5
TCSICSO	$\overline{CSIN}$ To $\overline{CSOUT}$ Delay		30	ns	
TCLCSOV	CLK Low to $\overline{CSOUT}$ Delay	10		ns	
TCLCSOH	CLK Low to $\overline{CSOUT}$ Inactive Delay	10		ns	

**NOTES** (applicable to both spec listing and timing diagrams):


1. TSRYHOL = (80186's) TSRYCL + 30 ns = 65 ns for 6 MHz operation and 50 ns for 8 MHz operation.
2. Timing not tested.
3. DT/ $\overline{R}$  will be asserted to the latest of TSVDTV & TCLDTV.
4. ALE will be asserted to the latest of TSVLH & TCLLH.
5. SRO will be asserted to the latest of TCHRO & TSRYHRO.
6. CL = 20–100 pF
7. Address/Data bus shown for reference only.
8. The falling edge of ARDY must be synchronized to CLK.


24

## A.C. TESTING INPUT, OUTPUT WAVEFORM




## A.C. TESTING LOAD CIRCUIT






## Command and Control Waveforms—80186 Mode




### READY Timing-80186 Mode



231051-13


SYSHOLD-SYSHLDA to RQ/GT1 Timing—80186 Mode and 8086 Mode

24-825




231051-14

SYSHOLD-SYSHLDA To HOLD-HLDA Timing-80186 Mode



RQ/GT0 to HOLD-HLDA Timing-80186 Mode



Queue Status, ALE, Chip Select Delay Timing-80186 Mode



## REVISION HISTORY

The sections significantly revised since version -004 are:

Bus Controller            Added note describing  $\overline{RD}$  during  $\overline{INTA}$  and  $DT/\overline{R}$  compared to the 80186/80188.

System Considerations    Use of 82188 with 80186 and 8087-1, all at 8 MHz, is clarified.

The sections significantly revised since version -002 are:

AC Characteristics         $T_{QIVCL}$  (min.) changed from 10 ns to 15 ns. Minimum timings for  $T_{CLML}$ ,  $T_{CLMH}$ , and  $T_{CHDNV}$  changed from 0 ns to 10 ns.  $T_{CHDNX}$  (min.) changed from 5 ns to 10 ns. Minimum timings of  $T_{SVDTV}$ ,  $T_{CLDTV}$ , and  $T_{CLLH}$  are no longer indicated (they were 0 ns).  $T_{CLCSOV}$  and  $T_{CLCSOH}$  added.